CMD-2003GPS

Single Board Computer for the Motorola MMC2003 MCORE Microcontroller

with GPS System

PRELIMINARY

USERS MANUAL

© Axiom Manufacturing, 1999

717 Lingco Dr., Suite 209
Richardson, TX 75081
972) 994-9676 FAX (972) 994-9170

email: <u>Gary@axman.com</u> web: http://www.axman.com

CONTENTS

1	CMD-	-2003 FEATURES	3
	11 N	1•CORE MMC2003HCPV16A MICROCONTROLLER	3
	1.1 M	P CORE INITE 2000 THE VIEW WIEWCOULDER STREET AND A ST	3
	1.2 C	PS API DEVELOPMENT	
2	GETT	TING STARTED With GRS and the CMD2003	5
2	GETT		
3	GETT	TING STARTED With MBUG and the CMD2003	6
	3.1 D	DEVELOPMENT PHILOSOPHY	6
	3.2 T	UTORIAL	7
	3.2.1	Using the Mbug Monitor	7
	3.2.2	Creating and executing a program	7
	3.2.3	Configuring where program execution begins	8
	3.2.4	Programming the CMD2003 Fixed Flash EEPROM	9
	3.2.5	Additional Software	9
4	HARE	DWARE	10
	4.1 S	PECIFICATIONS	
	4.2 C	MD2003 Jumpers and Switches	
	4.2.1	Miscellaneous Jumpers	
	4.2.2	M-SEL Jumpers.	
	4.2.3	M1-SEL Jumpers	
	4.2.4	M2-SEL Jumpers	
	4.2.5	MIOPT Jumpers	
	4.2.6	M20PT Jumpers	11
	4.2.7	NOTES on Memory Options	11
	4.3 N	1emory Map	12
	4.4 P	B2003 Controller Module	13
	4.4.1	PB2003 Jumpers	13
	4.4.2	OnCE Port	13
	4.4.3	PB2003 Connector Pinouts	14
	4.5 C	MD2003 Ports and Connectors	15
	4.5.1	BUS_PORT	15
	4.5.2	CONTROL_PORT	15
	4.5.3	INT_PORT	16
	4.5.4	KEY_PORT	16
	4.5.5	KEYPAD Connector	16
	4.5.6	LCDPORT-1	17
	4.5.7	LCDPORT-2	17
	4.5.8	SERIAL PORT	17
	4.5.9	СОМ-1	18
	4.5.10	СОМ-2	18
	4.5.11	TIMER	18
	4.5.12	TB1	18
	4.5.13	BATT-PORT	18
	4.6 G	PS RF BOARD	19
	4.6.1	AXM-0093 JP1 Antenna Voltage Option	19
5	TROL	JBLESHOOTING	19
6	SUPF	PORT DOCUMENTATION	
-	61 N	AOTOROLA GPS SERIAL RIT STEAM TECHNICAL SUMMARY (EU.E. ADEGOS? DDE)	10
	6.2 N	AOTOROLA GPS RF MODULE TECHNICAL SUMMARY (FILE: GPSRFMOD.PDF)	
		· · · · · · · · · · · · · · · · · · ·	

1 CMD-2003 FEATURES

The CMD2003 is a fully configured development system for the Motorola MMC2003HCPV16A MCORE Microcontroller and Global Positioning System (GPS) demonstration consisting of the MGPSCS-A1 chipset and PSRF111A RF Module. The system is provided in a stacked board configuration of the CMD2003 Development Board, PB2003 Controller Board, and AXM-0093 GPS RF Board. Also provided is the AXM-0129 Flash Module installed in Option Memory sockets that contains the GPS Serial Output firmware. The system is shipped plug and play with all the necessary accessories to connect to a PC compatible computer and operate the GPS or develop microcontroller applications. Selection of GPS or Microcontroller Development (MBUG) operating mode can be performed with one jumper option.

The GPS is comprised of the Motorola 3 Volt MGPSCS-A1 GPS chipset which contains two primary components. The first mounted on the PB2003 Controller Board is the integrated M•CORE MMC2003HCPV16A processor, which includes an on-chip 12-channel GPS correlator and embedded firmware. The second element mounted on the AXM-0093 GPS RF Board is the PSRF111A radio frequency (RF) module. The RF module provides the GPS down conversion function, and is housed in a shielded package designed to protect the system from spurious signals and noise. These two devices embody the essential functions required to implement GPS capability, and are eminently suited for portable and automotive applications.

The CMD2003 system includes fully assembled development board with Mbug Monitor/Debugger, 128K x 16 Flash EEPROM, 128K x 16 SRAM, DB9 Serial Cable, 9v-300ma Wall Plug, hardware manual and UTL2003 support CD. The UTL2003 support disk includes programming utilities and support software including the GNU Assembler, C compiler, C++ compiler, Linker and Make utility as well as the GPS Serial Interface Program for the PC.

1.1 M•CORE MMC2003HCPV16A Microcontroller

The highly integrated, high-performance M•CORETM microcontroller employs unique power-saving features, making it ideal for small integrated wireless or automotive applications. M•CORE's 32-bit Load/Store microRISC architecture uses fixed 16-bit instructions, providing superior code density and minimizing memory requirements. It features two 16-entry general purpose register files, 32-bit internal address and data buses and an efficient four-stage, fully interlocked execution pipeline.

The integrated 12-channel correlator and embedded control software (stored in the microprocessor's on-chip ROM), both developed by the Motorola GPS Product Business Unit, exhibit one of the fastest time-to-fix cycles in the industry. This product is well positioned to enable improved performance and coverage in automotive and other vehicle applications.

1.2 GPS PSRF111A RF Module

The minute (24mm x 40mm x 10mm) PSRF111A hybrid RF Module contains the entire RF section of the GPS receiver in a single shielded and tested unit. This approach eliminates RF circuitry on the host board, greatly reducing the potential layout, development, and production problems associated with typical mixed analog-digital designs. An integrated eight-pin connector is provided for power and output. The RF Module includes a miniature MMCX RF connector, and power for the receiver antenna (5 or 3 VDC) is provided by the host system via a single pin.

1.3 GPS API Development

In the future Motorola will be offering an application programming interface (API) that will allow the developer to customize their GPS design. This GPS API will enable the developer to have the GPS solution and application software residing on the MMC2003 processor. The interface will include calls that will address differential correction, PVT (position, velocity, time), and power saving modes to name few. The API will provide flexibility for many applications without undue complexity. This approach will enable the developer to reduce their product development cycle while increasing system integration and reducing cost.

CMD-2003 Features include:

- PB2003 MCORE Controller Module
- AXM-0093 GPS RF Board w/ 18ft antenna
- AXM-0129 Flash Module W/GPS Serial Firmware
- Fixed 128K x 16 Flash EEprom W/ MBUG Firmware Default
- Fixed128K x 16 Low Power SRAM
- Two Pairs of Configurable 32pin memory sockets for 32K to 2MByte ROM and 32K to 512KByte SRAM (M1 holds the AXM-0129 Flash Module)
- COM1 UART0 w/ RS232 type DB9-S Connection
- COM2 UART1 w/ RS232 type DB9-P Connection
- 16 Bit Bus support with even/odd 8 bit memory control
- LCD Interface Ports w/ Contrast Adj, Memory Mapped (3.3V, 80 or 160 character)
- Keypad Interface Ports, 16 Key and Full Port
- ISPI Port Connector
- All I/O connectorized to maximize use
- Bus expansion ports with control signals
- Board: 5.5 x 7 w/ 1.25 x 7 inch Proto Area
- Easy Power Connection and Tap points
- 8 to 20VDC input to 5 and 3.3V Power Supply
- Operating Power: 100ma @ 3.3V
- UTL2003 support CD

efault

The Axiom CMD2003GPS development system provides for low cost GPS evaluation and microcontroller application software debugging with the use of the MBug Monitor in the CMD2003 fixed Flash Memory. The MBug Monitor allows the user to locate code in the On-Board RAM, set Break Points, Trace, and display or modify registers and memory. After code is operational the user may relocate the code and reprogram the development board Flash EEPROM for dedicated operation. No additional hardware or software is required. For higher level debugging, the OnCE Debug Port can be used with a background debugger.

The GPS system is provided with a PC interface program that allows for monitoring and configuring the GPS serial output stream. Included is documentation on how to monitor and operate the GPS system using the PC DOS compatible software.

2 GETTING STARTED With GPS and the CMD2003

To get started quickly, perform the following test now to make sure everything is working correctly:

- 1. Insert the Axiom CMD2003-GPS GPS Software Diskette into your Disk drive.
- 2. To install the GPS software into the default directory of C:\GPS on your hard drive, execute the INSTALL.BAT batch file. Otherwise, make a directory to contain the GPS software and copy all files from the diskette to the hard drive.
- 3. Connect one end of the supplied 9-pin serial cable to a free COM port on your PC. Connect the other end of the cable to the COM-1 port on the CMD2003 board.
- 4. Connect the GPS antenna to the GPS RF Module and place the antenna outside in an open area where no objects block the sky that can prevent reception.

CAUTION: If it is necessary to disconnect the Antenna from the RF Module, use extreme care! Lateral force or movement while disconnecting the antenna may damage the internal connector of the RF Module. Remove the antenna from the RF Module by pulling the connector straight out without any bending or side movement. Damage to the RF Module antenna connector due to improperly removing the antenna is NOT a warranty repair.

- 5. Verify that the M-SEL jumper 4 is not installed on the CMD2003 so that the GPS firmware is operating and apply power by plugging in the wall plug power supply that came with the system.
- 6. The GPS software operates in the DOS environment and will operate under Windows 3.1/95/98 as a MSDOS session. From the MSDOS prompt, execute the GPS.bat file in the GPS (or other if so installed) directory by doing the following:

C:>cd \gps<enter

C:\gps>gps<enter ; where <enter is pressing the keyboard Enter key

- 7. The GPS software will prompt you to enter the serial COM Port number being used so enter 1 or 2 as required. If you get a system error launching the software, see Troubleshooting.
- 8. The GPS software will prompt you for type of GPS so enter G<enter for this. After a few seconds delay, if everything is working properly, you should see the system establish communications.
- 9. The next command starts the serial output strings so you can monitor GPS acquisition and lock. At the command prompt enter the following string with spaces: PS12 1 f<enter
- 10. Your board is operating the GPS system and will report satellite lock and location within a few minutes if the antenna is properly located outside.

3 GETTING STARTED With MBUG and the CMD2003

To get started quickly, perform the following test now to make sure everything is working correctly

- 1. Insert the Axiom CMD2003 CD into your CD-ROM drive and open the file called README.TXT.
- 2. Follow the instructions in this text file to install the utility software and documentation onto your hard drive.
- 3. Connect one end of the supplied 9-pin serial cable to a free COM port on your PC. Connect the other end of the cable to the COM-1 port on the CMD2003 board.
- 4. Apply power to the board by plugging in the wall plug power supply that came with the system.
- 5. Run the terminal program on the CD (or if you prefer you can use your own ASCII terminal program set to 9600,N,8,1).
- 6. Press then release the RESET button on the CMD2003 board now.
- 7. After a few seconds delay, if everything is working properly, you should see the MBug prompt in the terminal window. Your board is now ready to use!

```
M M
MM MM
M MM
M M M
M M
M M
Version: 1.6
Copyright Motorola Inc., 1993, 1994, 1995, 1997, 1998
Mbug >>
```

If you do not see the monitor/debugger message prompt, or the text is garbage, see the **TROUBLESHOOTING** section of the CMD2003 manual.

3.1 DEVELOPMENT PHILOSOPHY

Software development on the CMD2003 is performed using the Motorola Mbug Debugger in On-Chip ROM to create or assist in creating your program stored in Internal or External RAM (see the Memory Map).

After satisfactory operation running under Mbug your program can be relocated and written to the Internal Flash memory using a utility program running under Mbug. Optionally, you can restore MBug with the provided MBug Eproms. Caution should be used not to modify the AXM-0129 Flash Module contents.

3.2 Tutorial

The following brief tutorial was created to help you become familiar with the software development process quickly.

3.2.1 Using the Mbug Monitor

The Motorola Mbug Debugger is programmed into the MMC2001 On-Chip ROM. It is an interactive Monitor/Debugger that can be accessed via any ASCII terminal program and a serial cable connected to COM-1.

Mbug uses a command line interface where you type commands with parameters to view and modify memory. You can load and execute programs, set breakpoints and examine code, data and registers.

To start Mbug just remove JP1 on the piggyback board and apply power or RESET. Type MENU at the Mbug >> prompt to see a list of commands. For complete operating instructions and command descriptions, see the Mbug Users Guide.

When developing software under Mbug, you can locate your code in internal RAM (3000:0000) or external RAM if installed (see the Memory Map).

3.2.2 Creating and executing a program

The compiler tools provided allow you to create programs in either Assembly Language or C. The MCore micro however is optimized for C code, so most users will probably code in C. Here's how to compile, upload and run a simple C program.

Locate the ...\source directory under the MCORE Software root directory and open the file called HELLO.C in a text editor. The file should look something like this:

```
#include "strlib.c"
main(){
    initserial();
    puts("\n Hello World! \n\n");
}
```

If you know C then this should be familiar to you.

Also in the ...\source directory (copied from the CD) are example batch files that can be used to make compiling with the GNU C compiler easy. **NOTE**: although these tools use the DOS command line, they require Windows95/NT or newer operating system to run under. At the Windows DOS prompt, go to the source and type:

```
ram hello
```

Ram is the name of the batch file and **hello** is the program name.

This will compile and link the hello.c program and create a Motorola .S19 (hex) record called HELLO.S19.

Now start your terminal program and reset the CMD2001 board to get the MBug prompt as described in Getting Started.

At the Mbug >> prompt type **dl** and press enter. This prepares Mbug to receive a Motorola hex file. Use your terminal program to upload the file we just created, hello.s19, to the development board.

When the file is finished uploading, you should see the Mbug >> prompt again. Type **go 3000000** to run the program. That's 30 followed by 6 zero's, which is this program's starting address.

If the program runs successfully you should see the "Hello World!" message on your terminal screen followed by a breakpoint message, which the linker code inserted at the end of main to return control to Mbug.

3.2.3 Configuring where program execution begins

Once your application software is executing satisfactory under the debugger, you will probably want to program it into EEPROM so that it starts when power is applied instead of Mbug. To do this, you can program it into the Internal Flash memory on the board, then change the jumpers so that this memory is used instead of the on-chip ROM.

When power or RESET is applied to the board, program execution will begin either Internally at the reset vector located at 0000:0000 OR Externally at the first address vector located in Chip Select 0 (CS0). This option is controlled by JP1 on the MCORE piggyback board.

If the PB2003 jumper JP1 is NOT installed program execution will begin at the RESET vector address 0000:0000 in the internal ROM of the MMC2003 which is empty at this time. Note that the MMC2003 requires PB2003 JP1 to be installed.

If the PB2003 jumper JP1 IS installed program execution will begin at memory address 2D00:0000 which is assigned to **CS0** on POWER-ON / RESET. You can modify which device is mapped to **CS0** using these jumpers:

M-SEL 2 on	Fixed SRAM
M-SEL 4 on	Fixed Flash EEPROM
M1-SEL 3,6 on	External Memory Bank U5/6 (EPROMor AXM-0129 Flash Module)

Notes: 1. M-SEL 2 and 4 can not be installed at the same time or a bus conflict will occur between the Fixed Sram and the Fixed Flash.

2. M1-SEL 3,6 can be installed when M-SEL 2 or 4 is installed. The memory decoder will give Fixed Sram or Fixed Flash priority over the M1-SEL settings.

Chip Select 1 (CS1) is also available for your programs use and is mapped to memory starting at address 2F00:0000. You can modify which device is mapped to **CS1** using these jumper settings:

M-SEL 1 on	Fixed SRAM
M-SEL 3 on	Fixed Flash EEPROM
M1-SEL 2,5 on	External Memory Bank U5/6 (EPROM, EEPROM or RAM)
M2-SEL 2,4 on	External Memory Bank U7/8 (EPROM, EEPROM or RAM)

Notes: 1. M-SEL 1 and 3 can not be installed at the same time or a bus conflict will occur between the Fixed Sram and the Fixed Flash.

2. M1-SEL 2,5 can not be installed when M2-SEL 2 and 4 is installed or a bus conflict may occur between the M1 and M2 memory devices.

See the Memory Map for more information.

3.2.4 Programming the CMD2003 Fixed Flash EEPROM

Programming the fixed flash memory on the CMD2003 will overwrite the MBug program and render it inoperable. A back-up set of Eproms containing the MBug program is provided to install into M1 U5/6 to restore MBug operation. To place MBug back into the fixed Flash:

- 1. Install the MBug eproms into M1 U5/6.
- 2. M1-SEL 3 and 6 jumpers installed.
- 3. M-SEL 1,2, and 4 jumpers open, M-SEL 3 jumper installed.
- 4. CMD2003 JP1 installed.
- 5. Power-up or reset CMD2003 to get MBug prompt and load MCUTIL3.s19 file.
- 6. Type in: Go 30000000<enter, and the utility menu will appear.
- 7. Select copy U5/6 to Fixed Flash and enter.
- 8. When finished, install M-SEL 1 and 4 jumpers and Reset the CMD2003. MBug will be operating from the fixed flash now and M1 U5/6 can be removed or changed back to the AXM-0129 Flash Module with the GPS firmware.

To program your software into the Fixed Flash memory, you should first relocate it to the flash memory address space. In this example, we want Fixed Flash memory to be CS0, so it's starting address is 2D00:0000. In the previous compiler example, we used the RAM batch file that used the linker script file RAM.LNK, which locates the code at address 3000:0000. Now you want to use the **ROM** batch file which locates code at address 2D00:0000 using ROM.LNK. To compile the hello.c program using this file type:

rom hello

which will produce a new hello.s19 file located at 0x2D000000. It also adds a default interrupt vector table and chip initialization code by linking the file INIT.S.

To program the new hello.s19 file you can use the supplied MCore utilities program. Start the Mbug program and at the prompt enter **dl** to start downloading. Upload the file called **MCUTIL.S19** in the ..\utilities directory to the board the same way you loaded hello.s19 into internal RAM. When finished uploading, start it by entering **go 30000000**.

You should see the utilities menu. Choose Program Flash EEPROM from the menu and wait for the flash memory to erase. Now upload the new hello.s19 file. The utility software will program it into the flash memory specified in the ROM.LNK file which is 0x2D000000.

When it is finished programming, all you have to do is install **JP1** on the piggyback board and the new program will now run whenever power or reset is applied. To return to Mbug simply remove **JP1** again.

If your application requires the Internal Flash memory for data or more code storage, you can program your software into EPROM's and install them in U5 and U6. You can then change the jumpers to make U5/6 assigned to CS0 (see the previous section) and assign Internal Flash memory to CS1, in which case it's memory address will change to 0x2F000000.

To program external EPROM's you need an external EPROM programmer, not included.

NOTE: If programming the Fixed Flash memory, don't forget to install JP1 on the main board to enable writing to it.

3.2.5 Additional Software

Included on the software CD are several example programs to help you get started, including LCD display, Keypad and Serial peripheral functions as well as string manipulation, clock and conversion routines. Feel free to use and distribute any of this software you like.

The GNU C compiler is very flexible and you should be able to find lots of free code examples out there.

All free updates to the software disk can be found on our web site at: **www.axman.com**.

4 HARDWARE

4.1 Specifications

Oscillator	32.768 KHz
External Clock	Default: 16.257 MHz *Note 3.1
Operating temperature	0°C to +70°C
Power requirement	8 - 25V @ 120 ma

Note 3.1: The clock is from the GPS RF Assembly when installed and is ~16.3MHz.

4.2 CMD2003 Jumpers and Switches

4.2.1 Miscellaneous Jumpers

JP1	on enables write or programming of onboard Fixed Flash EEPROM
JP2	on enables low voltage backup of onboard fixed SRAM
JP3	on enables RTS0 from COM1
JP4	on enables CTS0 to COM1
JP5	on enables RXD1 from COM2

4.2.2 M-SEL Jumpers

These jumpers control device selection for Onboard Fixed Memory.

1	on enables CS1 to Fixed SRAM (U3 and U4) *Default position
2	on enables CS0 to Fixed SRAM (U3 and U4)
3	on enables CS1 to Fixed Flash EEPROM (U2) * Programming position
4	on enables CS0 to Fixed Flash EEPROM (U2) * Default MBUG position
NT. (

Note: Valid options when 2 jumpers are installed are 1 - 4 and 2 - 3.

4.2.3 M1-SEL Jumpers

1,4	on enables CS2-0 and CS2-1 to M1 devices (U5 and U6)
2.5	on enables CS1-HI0 and CS1-HI1 devices (U5 and U6)

3,6 on enables CS0-H1 to M1 devices (U5 and U6) * Default GPS option

Note: M1_SEL and M2_SEL should not be optioned for the same chip select.

4.2.4 M2-SEL Jumpers

1,3	on enables CS2-0 and CS2-1 to M2 devices (U7 and U8)
2,4	on enables CS1-HI0 and CS1-HI1 devices (U7 and U8)

Note: M1_SEL and M2_SEL should not be optioned for the same chip select.

4.2.5 M10PT Jumpers

M10PT = Device selection for M1 socket pair (U5 and U6) * Default is 128K x 16 Flash Module

1	2	3	4	5	6	Device Type
		Χ		х		32K Byte EPROMS (MBUG Monitor Roms)
Х		X			Х	128K x 16 Flash Module * Default device

4.2.6 M20PT Jumpers

M20PT = Device selection for M2 socket pair (U7 and U8)

1	2	3	4	5	6	Device Type
				Х		32K Byte EPROMS (27256, low voltage devices)
х					х	32K Byte SRAMS (62256, low voltage devices)
Х					х	32K Byte EEPROMS (27256, low voltage devices)
	х			х		128K Byte EPROMS (27010, low voltage devices)
Х		Х			х	128K Byte SRAMS (621001, low voltage devices)
Х		X			х	128K Byte EEPROMS (28010, low voltage devices)
	X		X	X		128K Flash 29010

4.2.7 NOTES on Memory Options

Memory optioning on the CMD2003 board is provided for maximum versatility and ease of use. The M-SEL jumper selection bank provides a means of enabling and disabling the fixed SRAM and Flash memories on the board while also providing chip select and memory map options. The U9 Programmable Logic Device decodes fixed memory enables and reassigns the CS0HI and CS1HI chip select memory range accordingly. This provides two features:

A means of increasing the linear address space of CS0 (program space) and CS1 into the option memory devices M1 U5/6 and M2 U7/8.

An easy method to swap Program Code operation between the Fixed Flash and M1U5/6 by installing and removing M-SEL jumper 4 respectfully. This is the method used to switch the CMD2003 from GPS operation to MBUG operation. With M-SEL jumper 4 installed (Default), the system will operate MBUG from the Fixed Flash (if so programmed) from RESET or Power-up condition. Removing M-SEL jumper 4 the system will operate the GPS program in the Flash Module installed in M1 U5/6 from RESET (M1-SEL jumper 3 and 4 installed for CS0HI selection).

Example: If CS0 is assigned to the fixed Flash Memory by installing M-SEL option jumper 4, CS0HI will decode to the memory range of CS0 base (0x2D000000) plus 0x40000 (+256K) or 0x2D040000 hex. With M-SEL jumper 4 open then CS0HI chip select will have the total memory range of the CS0 chip select of 0x2D000000 to 0x2D7FFFFF. CS1 and CS1HI operate in the same manner with M-SEL jumper 1 or 3 and of course memory device size will determine usable memory range on all chip selects.

4.3 Memory Map

Following is the **DEFAULT** memory map for this development board:



4.4 PB2003 Controller Module

The PB2003 piggyback board is installed in a socket on the CMD2003 main board to allow replacement if necessary.



4.4.1 PB2003 Jumpers

JP1	on enables Reset in External Memory * Default						
JP2	1	2	3	External Clock Speed Selection			
				16.257 Megahertz Clock *Default			

- **J1** = external voltage input for optional onboard regulator.
- The Clock Oscillator may be disabled for external clock use by connecting P1 pins 15 and 16 together or by applying a ground to pin 16. This is the condition when the GPS RF Board is installed due to the clock being derived from the GPS RF Module.

4.4.2 OnCE Port

The OnCE Port is the background debug port and available for connection to OnCE standard debug equipment.

4.4.3 PB2003 Connector Pinouts

The Motorola MMC2001 Microcontroller is attached to four dual row 17 pin connectors (34 pins each) which are configured as follows:

P1						P2					
ASIC1	1	1	2	2	ASIC2	GND	35	1	2	36	GND
CLKOUT	3	3	4	4	CLKIN	D12	37	3	4	38	D13
/RSTOUT	5	5	6	6	/RSTINX	D14	39	5	6	40	D15
GND	7	7	8	8	GND	A0	41	7	8	42	A1
VBATT	9	9	10	10	/LVRSTN	A2	43	9	10	44	A3
MODE	11	11	12	12	VSTBY	GND	45	11	12	46	GND
GND	13	13	14	14	GND	VCC	47	13	14	48	VCC
CLKEN	15	15	16	16	GND	A4	49	15	16	50	A5
VCC	17	17	18	18	MOD	A6	51	17	18	52	A7
VCC	19	19	20	20	VCC	A8	53	19	20	54	VCC
D0	21	21	22	22	D1	VCC	55	21	22	56	A9
D2	23	23	24	24	D3	A10	57	23	24	58	A11
D4	25	25	26	26	D5	A12	59	25	26	60	A13
D6	27	27	28	28	D7	A14	61	27	28	62	A15
D8	29	29	30	30	D9	A16	63	29	30	64	A17
D10	31	31	32	32	D11	A18	65	31	32	66	A19
GND	33	33	34	34	GND	A20	67	33	34	68	A21
P3								- 4			
		- - - -	2					r	-4		
RW	69	г. 1	2	70	OE	COLUMN1	103	r 1	2	104	
RW /CS0	69 71	Г. 1 3	2 4	70 72	OE /CS1	COLUMN1 GND	103 105	1 3	2 4	104 106	COLUMN0 5 +5V
RW /CS0 GND	69 71 73	1 3 5	2 4 6	70 72 74	OE /CS1 VCC	COLUMN1 GND ROW7	103 105 107	1 3 5	2 4 6	104 106 108	COLUMN0 +5V ROW6
RW /CS0 GND /CS2	69 71 73 75	1 3 5 7	2 4 6 8	70 72 74 76	OE /CS1 VCC CS3	COLUMN1 GND ROW7 ROW5	103 105 107 109	1 3 5 7	2 4 6 8	104 106 108	GOLUMN0 5 +5V 3 ROW6 5 ROW4
RW /CS0 GND /CS2 /EB0	69 71 73 75 77	1 3 5 7 9	2 4 6 8 10	70 72 74 76 78	OE /CS1 VCC CS3 /EB1	COLUMN1 GND ROW7 ROW5 ROW3	103 105 107 109 111	1 3 5 7 9	2 4 6 8 10	104 106 108 110	COLUMN0 +5V ROW6 ROW4 ROW2
RW /CS0 GND /CS2 /EB0 TD0	69 71 73 75 77 79	1 3 5 7 9 11	2 4 6 8 10 12	70 72 74 76 78 80	OE /CS1 VCC CS3 /EB1 /DE	COLUMN1 GND ROW7 ROW5 ROW3 ROW1	103 105 107 109 111 113	1 3 5 7 9 11	2 4 6 8 10 12	104 106 108 110 112	COLUMN0 5 +5V 7 ROW6 7 ROW4 2 ROW2 4 ROW0
RW /CS0 GND /CS2 /EB0 TD0 TMS	69 71 73 75 77 79 81	1 3 5 7 9 11 13	2 4 6 8 10 12 14	70 72 74 76 78 80 82	OE /CS1 VCC CS3 /EB1 /DE TDI	COLUMN1 GND ROW7 ROW5 ROW3 ROW1 SPI_MIS0	103 105 107 109 111 113 115	1 3 5 7 9 11 13	2 4 6 8 10 12 14	104 106 108 110 112 114	COLUMN0 +5V ROW6 ROW4 ROW2 ROW2 ROW0 VCC
RW /CS0 GND /CS2 /EB0 TD0 TMS TCK	69 71 73 75 77 79 81 83	1 3 5 7 9 11 13 15	2 4 6 8 10 12 14 16	70 72 74 76 78 80 82 84	OE /CS1 VCC CS3 /EB1 /DE TDI /TRST	COLUMN1 GND ROW7 ROW5 ROW3 ROW1 SPI_MIS0 GND	103 105 107 109 111 113 115 117	1 3 5 7 9 11 13 15	2 4 6 8 10 12 14 16	104 106 108 110 112 114 116 118	COLUMN0 +5V ROW6 ROW4 ROW2 ROW2 ROW0 VCC SPI_MOSI
RW /CS0 GND /CS2 /EB0 TD0 TMS TCK TEST	69 71 75 77 79 81 83 85	1 3 5 7 9 11 13 15 17	2 4 6 8 10 12 14 16 18	70 72 74 76 78 80 82 84 84	OE /CS1 VCC CS3 /EB1 /DE TDI /TRST DB-RST	COLUMN1 GND ROW7 ROW5 ROW3 ROW1 SPI_MIS0 GND SPI_EN	103 105 107 109 111 113 115 117 119	1 3 5 7 9 11 13 15 17	2 4 6 8 10 12 14 16 18	104 106 108 110 112 114 116 118 120	General Columno F5V ROW6 ROW4 ROW2 ROW0 VCC SPI_MOSI SPI_CLK
RW /CS0 GND /CS2 /EB0 TD0 TMS TCK TEST GND	69 71 73 75 77 79 81 83 83 85	1 3 5 7 9 11 13 15 17 19	2 4 6 8 10 12 14 16 18 20	70 72 74 76 78 80 82 84 84 86 88	OE /CS1 VCC CS3 /EB1 /DE TDI /TRST DB-RST VCC	COLUMN1 GND ROW7 ROW5 ROW3 ROW1 SPI_MIS0 GND SPI_EN SPI_GP	103 105 107 109 111 113 115 117 119 121	1 3 5 7 9 11 13 15 17 19	2 4 6 8 10 12 14 16 18 20	104 108 108 112 114 116 118 120	COLUMN0 +5V ROW6 ROW4 ROW2 ROW2 ROW0 VCC SPI_MOSI SPI_CLK TXD0
RW /CS0 GND /CS2 /EB0 TD0 TMS TCK TEST GND INT7	69 71 73 75 77 81 83 85 87 89	1 3 5 7 9 11 13 15 17 19 21	2 4 6 8 10 12 14 16 18 20 22	70 72 74 76 78 80 82 84 88 88 90	OE /CS1 VCC CS3 /EB1 /DE TDI /TRST DB-RST VCC INT6	COLUMN1 GND ROW7 ROW5 ROW3 ROW1 SPI_MIS0 GND SPI_EN SPI_EP RXD0	103 105 107 111 113 115 117 119 121	1 3 5 7 9 11 13 15 17 19 21	2 4 6 8 10 12 14 16 18 20 22	104 108 110 112 114 118 120 122 124	COLUMN0 +5V ROW6 ROW4 ROW2 ROW2 ROW0 VCC SPI_MOSI SPI_CLK TXD0 (RTS0
RW /CS0 GND /CS2 /EB0 TD0 TMS TCK TEST GND INT7 INT5	69 71 73 75 77 79 81 83 85 87 89 91	1 3 5 7 9 11 13 15 17 19 21 23	2 4 6 8 10 12 14 16 18 20 22 24	70 72 74 76 80 82 84 86 88 90 92	OE /CS1 VCC CS3 /EB1 /DE TDI /TRST DB-RST VCC INT6 INT4	COLUMN1 GND ROW7 ROW5 ROW3 ROW1 SPI_MIS0 GND SPI_EN SPI_EP RXD0 /CTS0	103 105 107 109 111 113 115 117 119 121 123 125	1 3 5 7 9 11 13 15 17 19 21 23	2 4 6 8 10 12 14 16 18 20 22 24	104 106 108 110 112 114 116 118 120 122 124	COLUMN0 +5V ROW6 ROW4 ROW2 ROW0 VCC SPI_MOSI SPI_CLK TXD0 (RTS0 VCC
RW /CS0 GND /CS2 /EB0 TD0 TMS TCK TEST GND INT7 INT5 INT3	 69 71 73 75 77 79 81 83 85 87 89 91 93 	1 3 5 7 9 11 13 15 17 19 21 23 25	2 4 6 8 10 12 14 16 18 20 22 24 26	70 72 74 76 78 80 82 84 86 88 90 92 94	OE /CS1 VCC CS3 /EB1 /DE TDI /TRST DB-RST VCC INT6 INT4 INT2	COLUMN1 GND ROW7 ROW5 ROW3 ROW1 SPI_MIS0 GND SPI_EN SPI_EN SPI_GP RXD0 /CTS0 GND	103 105 107 109 111 113 115 117 119 121 123 125 127	1 3 5 7 9 11 13 15 17 19 21 23 25 5	2 4 6 8 10 12 14 16 18 20 22 24 26	104 106 108 110 112 114 116 118 120 122 124 126	COLUMN0 +5V ROW6 ROW4 ROW2 ROW2 ROW0 VCC SPI_MOSI SPI_CLK TXD0 (RTS0 VCC GND
RW /CS0 GND /CS2 /EB0 TD0 TMS TCK TEST GND INT7 INT5 INT3 INT1	69 71 73 75 77 81 83 85 87 89 91 93 95	1 3 5 7 9 11 13 15 17 19 21 23 25 27	2 4 6 8 10 12 14 16 18 20 22 24 26 28	70 72 74 76 78 80 82 84 86 88 90 92 94 96	OE /CS1 VCC CS3 /EB1 /DE TDI /TRST DB-RST VCC INT6 INT4 INT2 INT0 COLUMNIC	COLUMN1 GND ROW7 ROW5 ROW3 ROW1 SPI_MIS0 GND SPI_EN SPI_EN SPI_GP RXD0 /CTS0 GND TXD1	103 105 107 109 111 113 115 117 119 121 123 125 127 129	1 3 5 7 9 11 13 15 17 19 21 23 25 27	2 4 6 8 10 12 14 16 18 20 22 24 26 28	104 106 108 110 112 114 116 118 120 122 122 122 122 126 128 130	COLUMN0 +5V ROW6 ROW4 ROW2 ROW2 ROW0 VCC SPI_MOSI SPI_CLK TXD0 (RTS0 VCC GND RXD1 RXD1
RW /CS0 GND /CS2 /EB0 TD0 TMS TCK TEST GND INT7 INT5 INT3 INT3 INT1 COLUMN7	 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30	70 72 74 76 78 80 82 84 86 88 90 92 94 96 98	OE /CS1 VCC CS3 /EB1 /DE TDI /TRST DB-RST VCC INT6 INT4 INT2 INT0 COLUMN6 COLUMN6	COLUMN1 GND ROW7 ROW5 ROW3 ROW1 SPI_MIS0 GND SPI_EN SPI_EN SPI_GP RXD0 /CTS0 GND TXD1 PWM0 PWM0	103 105 107 109 111 113 115 117 119 121 123 125 127 129 131	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30	104 106 108 110 112 114 116 122 124 126 128 126 128 130 132	COLUMN0 +5V ROW6 ROW4 ROW2 ROW2 ROW0 VCC SPI_MOSI SPI_CLK TXD0 (RTS0 VCC GND RXD1 PWM1 PWM1
RW /CS0 GND /CS2 /EB0 TD0 TMS TCK TEST GND INT7 INT5 INT3 INT1 COLUMN7 COLUMN5	 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99 	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32	70 72 74 76 80 82 84 88 88 90 92 94 92 94 98 100	OE /CS1 VCC CS3 /EB1 /DE TDI /TRST DB-RST VCC INT6 INT4 INT2 INT0 COLUMN6 COLUMN4	COLUMN1 GND ROW7 ROW5 ROW3 ROW1 SPI_MIS0 GND SPI_EN SPI_GP RXD0 /CTS0 GND TXD1 PWM0 PWM2	103 105 107 109 111 113 115 117 119 121 123 125 127 129 131 133	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32	104 106 108 110 112 114 116 122 124 126 128 126 128 130 132 134	COLUMN0 +5V ROW6 ROW4 ROW2 ROW2 ROW0 VCC SPI_MOSI SPI_CLK TXD0 (RTS0 VCC GND RXD1 PWM1 PWM3 RWM3

- Small numbers next to connector pin numbers are MMC2003 package pin numbers for reference.
- The PB2003 contains the crystal oscillator and the low voltage RESET generator.
- See the MMC2001/3 hardware Reference Manual for complete pin information.

4.5 CMD2003 Ports and Connectors

4.5.1 BUS_PORT

/MOD	1	2	VCC
D0	3	4	D1
D2	5	6	D3
D4	7	8	D5
D6	9	10	D7
D8	11	12	D9
D10	13	14	D11
D12	15	16	D13
D14	17	18	D15
A0	19	20	A1
A2	21	22	A3
A4	23	24	A5
A6	25	26	A7
A8	27	28	A9
A10	29	30	A11
A12	31	32	A13
A14	33	34	A15
A16	35	36	A17
A18	37	38	A19
GND	39	40	GND

The BUS_PORT supports off-board memory devices as follows:

/MOD

Boot ROM control. Provides the capability of disabling the on-chip ROM and forcing CS0 to be used to select an external boot ROM.

D0 – D15

External 16-Bit Data Bus

A0 – A19

External Memory Address 0-19 for Data Bus access

4.5.2 CONTROL_PORT

/CS0	1	2	/CS1
CS2	3	4	CS3
GND	5	6	VCC
XCS0	7	8	XCS1
XCS2	9	10	XCS3
XCS4	11	12	XCS5
XCS6	13	14	XCS7
GND	15	16	VCC
/OE	17	18	/RW
CS1-HI0	19	20	CS1-HI1
CS2-0	21	22	CS2-1
CS0-HI	23	24	P-SEL
EB0	25	26	/EB1
TD0	27	28	/DE
TMS	29	30	TDI
TCK	31	32	/TRST
GND	33	34	VCC

The CONTROL_PORT supports off-board memory and peripheral devices.

See the Memory Map for CS and XCS information.

See the MMC2001 Reference Manual for detailed peripheral information.

4.5.3 INT_PORT

INT0 INT2	12 34	INT1 INT3	The INT_PORT allows external access to external interrupt sources INT0-INT7. See the MMC2001 Reference Manual for more information.
INT4	56	INT5	
INT6	78	INT7	NOTE: IN17 may be used on PB2001 for external clock disable for low power modes.

4.5.4 KEY_PORT

The KEY_PORT connector is a 16-pin connector that can be used to connect a keyboard device, up to an 8 x 8 matrix. The connector is mapped to the MMC2001 KPP keyport I/O lines as follows:

COLUMN0	1	2	ROW0
COLUMN1	3	4	ROW1
COLUMN2	5	6	ROW2
COLUMN3	7	8	ROW3
COLUMN4	9	10	ROW4
COLUMN5	11	12	ROW5
COLUMN6	13	14	ROW6
COLUMN7	15	16	ROW7

See the MMC2001 Reference Manual, section 14, for a full description of these pins and how to use this port.

4.5.5 KEYPAD Connector

The KEYPAD connector is an 8-pin connector that can be used to connect a 4 x 4 matrix keypad device. The connector is mapped to the MMC2001 KPP keyport I/O lines as follows:

1 COLUMN0

COLUMN1

COLUMN2

COLUMN3

See the MMC2001 Reference Manual, section 14, for a full description of these pins and how to use this port.

See the program KEYPAD.ASM for an example of using this port.

5 ROW0

2

3

4

- 6 ROW1
- **7** ROW2
- 8 ROW3

4.5.6 LCDPORT-1

The LCDPORT-1 Display interface is connected to the data bus and memory mapped to locations LCD-CS1 2C3F:FFF0 thru 2C3F:FFF1 (see Memory Map). Address FFF0 is the Command register, address FFF1 is the Data register.

The interface supports all OPTREX[™] DMC series displays up to 80 characters and provides the most common pinout. Power, ground, and Vee are also available at the LCDPORT-1 connector. LCD-Vee is supplied by U15 and is adjusted by the R15 Potentiometer (adjustable resister).

See the file **KEYLCD.ASM** for an example program using this LCD connector.

VCC	2	1	GND	Control Register:	2C3F FFF0
A0	4	3	LCD-Vee	Data Register:	2C3F FFF1
LCD-CS1	6	5	/RW		
D1	8	7	D0		
D3	10	9	D2		
D5	12	11	D4		
D7	14	13	D6		

4.5.7 LCDPORT-2

The LCDPORT-2 Display interface is connected to the data bus and memory mapped to locations LCD-CS1 2C3F:FFF0 thru LCD-CS4 2C3F:FFFD (see Memory Map).

This port allows much larger display addressing space than LCDPORT-1, depending on the type of display device connected. You can address multiple Command and Data registers (see below).

The interface supports all OPTREX[™] DMC series displays up to 80 characters and provides the most common pinout. Power, ground, and Vee are also available at the LCDPORT-2 connector. LCD-Vee is supplied by U15 and is adjusted by the R15 Potentiometer (adjustable resister).

D6	2	1	D7	Control Registers:	LCD-CS1 = 2C3F FFF0
D4	4	3	D5		LCD-CS2 = 2C3F FFF4
D2	6	5	D3		LCD-CS3 = 2C3F FFF8
D0	8	7	D1		LCD-CS4 = 2C3F FFFC
RW	10	9	LCD-CS1	Data Pagistors:	LCD CS1 - 2C2E EEE1
LCD-Vee	12	11	A0	Data Registers.	1 CD-CS2 = 2C3F FFF1
VCC	14	13	GND		LCD-CS3 = 2C3F FFF9
unused	16	15	LCD-CS2		LCD-CS4 = 2C3F FFFD
VCC	18	17	GND		
LCD-CS4	20	19	LCD-CS3		

4.5.8 SERIAL PORT

The SERIAL port connector maps to the MCC2001 ISPI and UART peripherals as follows:

SPI_MISO	1	2	SPI_MOSI
SPI_EN	3	4	SPI_CLK
SPI_GP	5	6	GND
VCC	7	8	GND
RXD0	9	10	TXD0
/CTS0	11	12	/RTS0
RXD1	13	14	TXD1
VCC	15	16	GND

4.5.9 COM-1

COM-1 is the default serial interface for the M-Bug Debugger.

TXD0 RXD0	1 2 3 4	6 7 8	RTS CTS	The COM-1 port has a <u>Female DB9</u> connector that interfaces to the internal UART0 serial port. It uses a simple four wire asynchronous with hard wired Clear to Send (CTS) and Request to Send (RTS). level signals are coupled thru a RS232 level shifter to the COM1 coupled thru a RS232 level shifter to the	e MMC2001 us serial interface These two logic onnector.
	5	9		See also Jumpers 3 and 4.	

Pins 1,4 and 6 = default DTR, DSR handshake. Pin 7 = Request to send input, Pin 8 = clear to send output.

4.5.10 COM-2

RXD0 TXD0	1 2 3 4 5	6 7 8 9	RTS CTS
--------------	-----------------------	------------------	------------

The **COM-2** port has a <u>Male DB9</u> connector that interfaces to the MMC2001 internal UART1 serial port. It uses a simple four wire asynchronous serial interface with hard wired Clear to Send (CTS) and Request to Send (RTS). These two logic level signals are coupled thru a RS232 level shifter to the COM2 connector.

See also Jumper 5.

Pins 1,4 and 6 = default DTR, DSR handshake. Pin 7 = Request to send input, Pin 8 = clear to send output. These 2 pins are shorted. NOTE also that RXD0 and TXD0 are swapped on this port.

4.5.11 TIMER

The TIMER port connector maps to the MCC2001 PWM and Clock signals as follows:

PWM0	1	2	PWM1
PWM2	3	4	PWM3
PWM4	5	6	PWM5
CLKIN	7	8	CLKOUT
VCC	9	10	GND

See the MMC2001 Reference Manual Section 15 for more information on these pins.

4.5.12 TB1



The TB1 is an Alternate Power connector. This can be used either as an input power supply to the board or to supply power to external devices.

4.5.13 BATT-PORT

RSTOUT Reset Out
 RSTINX Reset Internal
 LVRSTIN Low Voltage Reset In
 VBATT (see MCC2001 Reference Manual)
 VSTBY (see MCC2001 Reference Manual)
 +Vcc 3.3v DC power supply
 GND

The BATT-PORT provides connections for RESET and Low Power modes.

4.6 GPS RF Board

The AXM-0093 GPS RF Board assembly stacks onto the top of the PB2003 Controller Module to provide the GPS IF signals and HI-REFCLK time base to the MMC2003. When the module is installed the HI-REFCLK time base is automatically switched from the 16.257MHz crystal time base on the PB2003 to the 16.3xxMHz time base from the GPS RF Module. This provides the precise time base necessary for maximum GPS accuracy.

The GPS RF Module has been pre-configured with the GPS12.exe software for the necessary tolerance entries. This information is indicated on the label attached to the RF Module and the CMD2003 board. The information is stored with the GPS firmware in the AXM-0129 Flash Module located in the M1 U5/6 option memory sockets. If for any reason the GPS RF Module or AXM-0093 GPS RF Board assembly is replaced, the tolerance and offset information for the new RF module must be entered into the system with the GPs software for maximum accuracy. See associated documentation.

Caution must be used so that the firmware contained in the AxM-0129 flash module is not corrupted. Do not perform any CMD-2003GPS Fixed flash programming operations with the AXM-0129 flash Module installed in the board or remove M1OPT jumper 6. This will help prevent accidental programming and corruption of the AxM-0129 GPS firmware.

4.6.1 AXM-0093 JP1 Antenna Voltage Option

The AxM-0093 GPS RF Board contains one option jumper for the Antenna Voltage. The antenna supplied with your system is a 3V operating version. If you replace the antenna with a 5V operating version then the JP1 jumper will need to be changed to supply the new antenna with the correct operating voltage. Following is the jumper options:

JP1 Options:

1,2	Antenna requires 3.3 Volts for operation. (Default)
2,3	Antenna requires 5 Volts for operation.

Note: Do not apply 5 Volts to the 3 volt antenna.

5 TROUBLESHOOTING

- If your target board uses EPROM's for code storage, you will need to install RAM in those sockets while debugging. After debugging is finished you can re-install the EPROM's for programming.
- If you're trying to program flash and it doesn't write anything, be sure JP1 on the CMD2003 board (not the PB) is installed.

6 SUPPORT DOCUMENTATION

- 6.1 Motorola GPS Serial Bit Steam Technical Summary (file: apegps2.pdf)
- 6.2 Motorola GPS RF Module Technical Summary (file: gpsrfmod.pdf)